Piezoelectric Energy Harvesters (PEHs) are usually used to convert mechanical energy (vibration, shocks) into electrical energy, in order to supply energyautonomous sensor nodes in industrial, biomedical or domotic applications. Non-linear extraction strategies such as Synchronous Electrical Charge Extraction (SECE) [1, 2] , energy investing [3] , and Synchronized Switch Harvesting on Inductor (SSHI) [4] have been developed to maximize the extracted energy from harmonic excitations. However, in most of today's applications, vibrations are not periodic and mechanical shocks occur at unpredictable rates [4] . SSHI interfaces naturally seem as the most appropriate candidates for harvesting shocks as they exhibit outstanding performance in periodic excitations [4] . However, the SSHI strategy presents inherent weaknesses while harvesting shocks, since the invested energy stored in the piezoelectric capacitance cannot be recovered.
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In this work, we propose a self-starting batteryless 0.55mm 2 integrated energyharvesting interface based on the SECE strategy, which has been optimized to work under shock stimulus. Due to the sporadic nature of mechanical shocks, which implies long periods of inactivity and brief energy peaks, the interface average power consumption is optimized by minimizing the quiescent power. A dedicated energy-saving sequencing circuit has thus been designed, reducing the static current to 30nA and enabling energy to be extracted with only one single 8μJ shock occurring every 100s. Our SECE-based circuit features a shock FOM 1.6× greater than previous SSHI-based interfaces in [4] .
The proposed system, depicted in Fig. 8 .8.1, is made of a negative voltage converter rectifying the PEH output voltage and a SECE power path, controlled by a sequencing circuit. The sequencing is divided in 4 phases, and the associated time diagrams are illustrated in Fig. 8 .8.2. In the sleeping mode T 1 , all blocks, except for the shock detection (SD), are turned off. During the starting phase, the energy is stored in C ASIC through a cold-start path, increasing V ASIC . This progressively turns on the SD. Next, when stress, applied to the piezoelectric material, leads to an increase in V REC , the SD checks if the electrical energy, converted by the piezoelectric transducer, is sufficiently high to be harvested (V REC >V ASIC ). By setting Flag SHOCK , the SD enables the V ASIC detection, which determines whether the cold-start path should be activated. If V ASIC is below 1.5V, we consider that the stored energy is insufficient to start the SECE operation, and the cold-start path remains connected in order to keep on charging C ASIC . If this is not the case, the detection block sends the Flag START signal, which disables the cold start, enables the peak detection, and starts the maximum-voltage-detection phase T 2 . When V REC reaches its maximum, the system enters its harvesting phase T 3 . V N1 is set high, which connects the inductance L with the piezoelectric capacitance, C P . The dual-mode comparator (DMC) is used in its zero-crossingdetection (ZCD) configuration, and detects when V REC goes below V TL =-14mV, which means that almost all the energy previously stored in C P has been extracted in L. Then, the system starts its storing phase T 4 . N 1 is turned off, while P 2 and N 2 are turned on. The instance when I L reaches zero, which is detected by the same DMC used in its Reverse Current Detection (RCD) configuration, indicates that all the energy that was stored in L during T 3 has been transferred in C STORE . Ultimately, the system returns to its sleep mode T 1 , waiting for the next energy event. N 3 acts as a freewheeling diode and provides a path to dissipate the remaining energy in L. As V REC decreases (thanks to the charge transfer occurring between C P and L), the current in M 2 is increased, which improves the detection accuracy. Furthermore, the circuit consumption is reduced when V REC is high, since it is only useful to increase the comparator performances when V REC gets close to 0V. V HYST is initially high, which creates a -14mV offset on the input of the comparator. The circuit also includes a comparator, which is used to accurately implement the zero-crossing detection. During T 4 , the DMC switches to its RCD configuration. V HYST is set low, which suppresses the -14mV offset. In this phase, V REC is proportional to -I L , as N 2 is turned on. Therefore, when I L decreases, V REC increases until it reaches 0V. Then, T 1 starts. The DCM is disabled in order to avoid any unnecessary energy consumption, and only the SD is powered. Therefore, during T 1 , the 30nA@1.5V current drawn from C ASIC is the one flowing through M 17 , as shown in Fig. 8.8.3 . When V REC increases, current starts flowing through M 14 , which forces M 16 drain potential to increase. If V REC >V ASIC , then Flag Shock becomes high, which consequently enables the V ASIC detector by forcing M 20 conduction. To avoid any ringing, a resistance R HYS is used to create a difference between the high (1.5V) and low (1.4V) threshold. The integrated resistances R 1 and R 2 enable the minimum of V ASIC to be selected, to ensure the self-operation of the chip. In our case, we fixed this minimum V ASIC at 1.5V. When this condition is satisfied, Flag Start is set high, thanks to a two-stage comparator.
Our chip was fabricated in a CMOS 40nm technology including 10V devices, and occupies a 0.55mm 2 core area (Fig. 8.8.7) . In order to emulate both periodic and shock excitations, a MIDE piezoelectric generator (PPA1011) with a 5.67g mobile mass and a resonant frequency of 75.4Hz has been placed on a shaker. The harvester has an intrinsic capacitance C P of 43nF. Figure 8 .8. 4 shows multiscale experimental waveforms of the interface circuit undergoing shocks with C STORE and C ASIC initially discharged. The shocks are applied every second, with various accelerations from 5 to 16G. The values of the off-chip inductance L and capacitances C STORE and C ASIC are 2.2mH, 100μF, and 10μF, respectively. After the first three shocks, which are used to store enough energy in C ASIC , thanks to thecold-start power path, the system operates autonomously in its optimized mode, and the energy is stored in C STORE . For test purposes, when V STORE reaches 2.8V, the energy-monitoring block intermittently connects a 1kΩ load resistance to emulate the consumption of a sensor.
The power stored in C STORE was measured under shock and periodic vibrations for various V STORE , as shown in Fig. 8.8 .5. From weak to strong shocks, our chip harvested 2.8 to 4.2× more energy than the maximum energy harvested using an on-chip full-bridge-rectifier interface, while it reached an FOM of 3.14 under periodic excitation. In Fig. 8.8 .6, the performance of our chip is compared to prior art. We obtained a 1.6× shock-FOM enhancement in comparison to a previous work [4] . Our system also shows the best FOM under periodic excitation compared to other SECE interfaces in [1, 2] . The measured maximum end-to-end efficiency of our circuit is 94% under periodic excitation at 82μW, which is the highest end-to-end efficiency compared to former works in [1] [2] [3] [4] . The measured quiescent current in sleeping mode is 30nA@1.5V. This allows self-operation of our circuit with an input power as low as 80nW. We were able (using various PEHs) to maintain an efficiency over 70% for input power below 14mW. The proposed IC in a 40nm technology allows to add harvesting functionalities within a microcontroller die. DIGEST 
